Languages

Fsharp
ActionScript
xBase
Clean
GPSS
PureBasic
Sieve
Erlang
JOVIAL
Mercury
Linda
DataFlex
PostScript
FoxPro2
VFP
Cobol
Prolog
Jython
Awk
VisualBasic
JavaScript
Matlab
ASP
Haskell
Csharp
D
Smalltalk
Nemerle
Pixilang
Java
SQL
Python
ObjectPascal
Ruby
Perl
Pascal
Assembler
PHP
C
Functions  Add function  Users  Registration  Enter   About  ASCII Table  Our helpers

RDTSC in Assembler

RDTSC - Read From Time Stamp Counter


CPU: Pentium (tm)

Type of Instruction: System/User

Instruction: RDTSC

Description:

IF (CR4.TSD=0) or ((CR4.TSD=1) and (CPL=0)) THEN
{
EDX:EAX <- TSC;
}
ELSE
{
General Protection Fault INT 0DH (0)
}
END



Note: TSC is one of MSR and after global hardware reset (not SRESET , but
RESET ) it clear to 0000000000000000H.
TSC is MSR index 10h. TSC may set using WRMSR instruction.
TSC incremented every CPU core clock cycle.


Flags Affected: None

CPU mode: RM,PM0,SMM
; PM,VM if enable

Physical Form: RDTSC
COP (Code of Operation): 0FH 31H
Clocks: Pentium : n/a [20-24]
Add by Pancho
You can edit it here
Adding comments is available only for registered users.

Acrobatic Robots

Dennis Hong is living his dreams ... literally ... in a lab filled with wacky robots

Full story at http://www.nsf.gov/news/special_reports/science_nation/acrobaticrobots.jsp?WT.mc_id=USNSF_51


This is an NSF News item.

PycckaR
BepcuR


Articles
Articles


Library
Library


Downloads
Downloads

Google Chrome Golf 6
 © Internet, books, teachers and Rudevich Alexander brains.